Abstract-In this study, we designed a 5 GHz low-noise amplifier (LNA) with a differential structure using 0.18 RFCMOS technology. An input balun is embedded into the LNA to enhance the gain, minimize the noise figure (NF), and miniaturize the overall chip size. The NF is minimized because the loss induced by the passive balun is removed. The first stage of the designed LNA performs the activities of the input balun and serves as the gain stage. To verify the feasibility of the proposed input-balun-embedded amplifier, we designed a typical LNA and the proposed LNA. We obtained a 29.4 dB gain with a NF of 1.85 dB. The measured dc power consumption is approximately 27 mW. The chip size is . From the measured results of the typical and proposed LNAs, we successfully prove the feasibility of the proposed method to minimize the NF and enhance the gain.
I. INTRODUCTION
C URRENTLY, due to its low cost and easy integration, CMOS is widely used to design wireless systems, especially in the radio frequency region. A low-noise amplifier (LNA) serves as the first building block of a wireless receiver. The LNA amplifies the incoming wireless signal without adding much noise or distortion. The noise performance of the LNA dramatically influences the noise performance of the overall system [1] - [3] . In general, the input and output of a LNA are designed using a single-ended structure because the output of the antenna, which is connected to the input of the LNA, is a single-ended structure. However, if a single-ended LNA is designed using RFCMOS technology, gain reduction problems induced by the inductance of the bonding wires arise. In particular, the inductance of the bonding wire connected to the inductor for source degeneration in the first stage needs to be controlled to a high level of accuracy. Accordingly, a differential structure is popular in integrated circuits using CMOS technology. The differential structure can solve the problems described above. However, for LNAs, the passive balun essential in the differential structure degrades the noise performance because the loss induced by the input passive balun directly influences the overall noise figure. In this work, we propose an input-balun-embedded LNA structure to enhance the NF of the amplifier. Additionally, the chip size is reduced because the bulky passive input balun is removed.
II. PROPOSED BALUN-EMBEDDED AMPLIFIER STRUCTURE Fig. 1 shows conceptual block diagrams of the single-ended and differential amplifier structures. As shown in Fig. 1(a) , the input and output balun are not essential for the single-ended structure. However, differential LNAs require input and output baluns, as shown in Fig. 1(b) . Thus, if the losses of the input and output baluns are considered for a differential structure, the noise factor, , of the LNA can be described as follows:
(
Here, denotes the noise factor of the differential LNA shown in Fig. 1(b) [4] . Each quantity in (1) has a dimension of power (or voltage squared). In general, is degraded severely by the input balun.
In this work, we propose an LNA in which the input balun is embedded into the first stage of the amplifier to remove the term " " in (1), as shown in Fig. 2 (a). First, amplifies the incoming signal. The drain voltage of can be depicted as shown in Fig. 2(b) , as the phases of the gate and drain of are opposite to each other. Given that the drain node of is used as the gate voltage of , and operate as a differential structure. Thus, the drain voltage waveforms of and have a differential relationship, as shown in Fig. 2(b) . Additionally, to avoid the requirement of external dc bias for and hence a dc blocking capacitor between the drain of and the gate of , the dc level of the drain voltage, , of needs to be at the same level of in Fig. 2(a) . If we define and as the dc current through and , respectively, the relationship between these currents can be described as follows: (2) Here, and are the total gate widths of and , respectively. and , respectively. From (2), can be designed to be identical to the voltage level of , which is the gate bias of , using the transistor size and . As a consequence, in spite of the absence of a passive input balun, the single-ended signal is converted into a differential signal in the proposed structure. Accordingly, the loss, , can be removed from (1). The noise factor of the proposed structure can be calculated as follows:
III. DESIGN OF A LOW-NOISE AMPLIFIER
We designed the proposed LNA using 0.18 RFCMOS technology with six metal layers. At the first stage, we use the input-balun-embedded amplifier stage shown in Fig. 2(a) . The input node of is connected to the drain of . If the input of is connected to the drain of , a series capacitor is required to moderate the dc level and the peak voltage of the input of . A source degeneration technique is used to reduce the overall NF. Finally, the drain nodes of and generate differential signals which serve as the input of the second stage. In Fig. 2(a) , the simulated voltage waveforms of the output of the proposed first stage are provided.
We also designed a conventional LNA for a fair comparison of the performance levels of the proposed and the typical structure. A schematic of the first stage of the typical amplifier is shown in Fig. 3(a) . The designed second stages for the typical and proposed amplifier are identical for a fair comparison, as shown in Fig. 3(b) . An output transformer acts as the load in the second stage and as the output balun. The supply voltage of the second stage enters through the primary part of the output transformer. The input and output transformers are designed using a spiral-type structure. The simulated losses of the input and the output transformers are shown in Fig. 3 . The transformers are designed using a top metal layer, which is implemented using aluminum with a thickness of 2.34-. In this LNA, we use a supply voltage of 1.8 V. Fig. 4(a) and (b) show the typical and proposed LNAs, respectively. As shown in these figures, the size of the proposed LNA is reduced compared to that of the typical LNA due to the removal of the bulky input balun. We summarize the measured results of various LNAs in Table I [5]- [10] . As depicted in Table I , the chip size of the proposed amplifier is 17% smaller than that of the typical amplifier. To improve the gain and NF of the typical amplifier, more dc power is dissipated for the typical amplifier compared to the proposed amplifier. Fig. 5(a) shows the measured s-parameters. Although the simulated S11 of the proposed LNA is 18 dB at 5 GHz, the measured S11 is degraded owing to the uncounted parasitic components. Fig. 5(b) shows the measured gains. The amount of improvement in the gain is affected by the loss of the input balun of the typical LNA and the increased input impedance of the proposed LNA. Ideally, the input impedance of the proposed LNA is two times higher than that of the typical LNA given that the size of the transistor connected to the input node of the proposed LNA is reduced to half that of the typical LNA. The measured noise figure (NF) at 5 GHz is 1.85 dB, as shown in Fig. 5(c) . The amount of the improvement in the NF value is nearly identical to the loss of the input balun of the typical amplifier. Fig. 5(d) and (e) show the linearity performances from the single-tone and the two-tone assessments, respectively. Additionally, we checked the s-parameters and NFs for various values of . The measured s-parameters according to the gate bias, , which ranged from 0.61 V to 0.7 V, are nearly identical. The measured NF varied from 1.84 to 2.07 dB according to the when the values ranged from 0.61 to 0.7 V at an operating frequency of 5 GHz.
IV. MEASUREMENT RESULTS
Although we successfully proved the feasibility of the proposed structure, one of its disadvantages compared to the typical structure may be common-mode rejection ratio problems. If a common-mode signal enters the proposed amplifier, the signal is amplified in the first stage of the proposed amplifier, unlike the typical amplifier. Further work related to the common-mode rejection techniques is required for the proposed amplifier.
V. CONCLUSION
In this work, we proposed an input-balun-embedded amplifier structure for a differential LNA. By removing the passive input balun, the noise figure decreases and the gain is enhanced. Additionally, the entire chip size is reduced with the removal of the bulky input balun. To verify the feasibility of the proposed structure, we designed a 5 GHz low-noise amplifier (LNA) with a differential structure using 0.18 RFCMOS technology. The measured results show that the gain and noise figure of the proposed LNA are improved compared to those of a typical LNA. In addition, the size is reduced by approximately 17%.
